micro-architecture documents
Hello:
Besides your IEEE MICRO paper, I'm unable to find any documentation about the Niagara's micro-architecture. More specifically, I'm looking for details such as: L2 cache bank conflict penalty, are the caches -indexed and -tagged using physical addresses, FPU exposed pipeline latency etc. Digging out this information from the RLT seems impossible. I know that Intel has such documents for the Itanium processor (called: Processor Reference Manual for Software Development and Optimization). Are there any such document for the Niagara? Thank you,
-ram

