The JBus bus functional model including
JBus Driver and JBus Monitor are included in the tar file for Chip Design and Verification.
The JBus Drivers and Monitors are written in Verilog with PLI interface to C++ code.
The OpenSPARC T1 Design and Verification User's Guide document
has exact locations of the files for JBus driver and Monitor.